

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/975,946	10/15/2001	Sergio Morini	IR-2095	9611
2352 7	590 04/15/2004		EXAMINER	
OSTROLENK FABER GERB & SOFFEN			CHANG, DANIEL D	
	E OF THE AMERICAS NY 100368403		ART UNIT	PAPER NUMBER
NEW TORK,	11 100300403		2819	
			DATE MAIL ED: 04/15/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	V				
	09/975,946	MORINI ET AL.					
Office Action Summary	Examiner	Art Unit					
	Daniel D. Chang	2819					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with	the correspondence address	s				
A SHORTENED STATUTORY PERIOD FOR REPL	Y IS SET TO EXPIRE 3 MC	NTH(S) FROM					
THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailinearned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply within the statutory minimum of thirty will apply and will expire SIX (6) MONTIe, cause the application to become ABA	oly be timely filed  (30) days will be considered timely.  HS from the mailing date of this commur  NDONED (35 U.S.C. § 133).	nication.				
Status							
1) Responsive to communication(s) filed on 15 M	<u> 1arch 2004</u> .						
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	s action is non-final.						
3) Since this application is in condition for allowa	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-21 is/are pending in the application	l.						
4a) Of the above claim(s) is/are withdra	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)⊠ Claim(s) <u>7-21</u> is/are allowed.							
6)⊠ Claim(s) <u>1-6</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	or election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examine	er.						
10)⊠ The drawing(s) filed on <u>1/23/2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyanc	e. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correc		•					
11) The oath or declaration is objected to by the Ex	xaminer. Note the attached	Office Action or form PTO-1	52.				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document	ts have been received.						
<ul><li>2. Certified copies of the priority document</li><li>3. Copies of the certified copies of the priority</li></ul>		<u></u>	10				
application from the International Burea	•	eceived iii tiiis National Stag	, <b>C</b>				
* See the attached detailed Office action for a list	, , , , , , , , , , , , , , , , , , , ,	eceived.					
Attachment(s)							
Notice of References Cited (PTO-892)	4) Interview Su						
<ul> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> </ul>		Mail Date  comal Patent Application (PTO-152)	)				
Paper No(s)/Mail Date	6) Other:						

Application/Control Number: 09/975,946

Art Unit: 2819

£, 5, 11

### Acknowledgement

Receipt is acknowledged of the Response filed March 15, 2004.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Kuroda (US 5,742,183).

Regarding claim 1, in figures 3A and 4A, Kuroda teaches a digital level shift circuit comprising:

a level shifting device (MN1) that is turned on to make an output transition (col. 5, lines 12-40); and

feedback circuitry (MN2, MP2) that obtains a feedback signal indicating that the level shifting device has made the output transition and that turns off the level shifting device in response to the feedback signal (col. 5, lines 41-54).

Regarding claim 2, in figures 3A and 4A, Kuroda teaches that the level shifting device (MN1) receives a turn-on signal (when n4=VDDH) that turns on the device to make the output transition.

Regarding claim 3, in figures 3A and 4A, Kuroda teaches that the output signal voltage range (does not necessarily mean minimum logic LOW to maximum logic HIGH voltage) extends from an offset voltage (VDDH-VDDL) to an upper voltage (VDDH) that is the sum of the offset voltage (VDDH-VDDL) and a fixed supply voltage (VDDH); and the offset voltage changing rapidly (more rapid than any slower changing voltage).

Regarding claim 4, in figures 3A and 4A, Kuroda teaches that the feedback circuitry includes a feedback device (either MN2/MP2 or MP1), the feedback device providing the feedback signal by turning on (either MN2 or MP1) when the level shifting device makes the output transition.

Regarding claim 5, in figures 3A and 4A, Kuroda teaches that one of the level shifting device (MN1) and the feedback device (either MP2 or MP1) is an n-channel device and the other is a p-channel device (col. 4, lines 62+).

Regarding claim 6, in figures 3A and 4A, Kuroda teaches that the n-channel and p-channel devices are high voltage MOS transistors (higher than any other lower voltage MOS transistors).

#### Allowable Subject Matter

Claims 7-21 are allowed.

## Response to Arguments

Applicant's arguments filed January 23, 2004 have been fully considered but they are not persuasive.

Art Unit: 2819

Applicant argues on page 6 of the argument filed January 23, 2004, that "after transistor  $M_{Nl}$  is turned on (to make the output transition) by an H level signal at terminal S1, transistor  $M_{N2}$  is turned on and transistors  $M_{Pl}$  and  $M_{P2}$  are turned off. This, in turn, keeps the gate of level shifting transistor  $M_{Nl}$  high, and the transistor stays on. Thus, claim 1, which calls for

... feedback circuitry that obtains a feedback signal indicating that the level shifting device has made the output transition and that turns off the level shifting device in response to the feedback signal.

is not anticipated by the embodiment shown in Fig. 3A of reference."

However, when signal at S1 goes from High (1) to Low (0), the level shifting transistor  $M_{NI}$  will turn off (see col. 5, lines 41-54). Therefore, "feedback circuitry (MN2, MP2) ... turns off the level shifting device ( $M_{NI}$ ) in response to the feedback signal.", as set forth in Claim 1.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (571) 272-1801. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J. Tokar can be reached on (571) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/975,946 Page 5

Art Unit: 2819

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Daniel D. Chang Primary Examiner Art Unit 2819

DANIEL CHANG PRIMARY EXAMINER

DC